| DPLL implementation in carrier acquisition and tracking for burst DS-CDMA receivers |
| |
| 作者姓名： | 管云峰 张朝阳 赖利峰 |
| |
| 作者单位： | Institute of Information and Communication Engineering，Zhejiang Unive rsity，Hangzhou 310027，China，Institute of Wireless Communication Shanghai Jiaotong University，Shang hai 200030，China，Institute of Information and Communication Engineering，Zhejiang Unive rsity，Hangzhou 310027，China，Institute of Information and Communication Engineering，Zhejiang Unive rsity，Hangzhou 310027，China |
| |
| 基金项目： | Project(No .6 0 0 02003)supportedbytheNationalNaturalScienceFoundationofChina |
| |
| 摘 要： | INTRODUCTIONDS CDMAtechniquesplayanimportantroleincurrentHFCnetworksandwirelesscommuni cationsystems (Chungetal.,1993;Gaudenzietal.,1996 ;Viterbi,1997) .CrucialtotheDS CDMAsystemispropercodeandcarriersyn chronization .Literatureoncodesynchronizationisabun…
|
DPLL implementation in carrier acquisition and tracking for burst DS-CDMA receivers |
| |
| GUAN Yun-feng,ZHANG Zhao-yang ,Lai Li-feng.DPLL implementation in carrier acquisition and tracking for burst DS-CDMA receivers[J].Journal of Zhejiang University Science,2003(5). |
| |
| Authors: | GUAN Yun-feng ZHANG Zhao-yang Lai Li-feng |
| |
| Institution: | GUAN Yun-feng,ZHANG Zhao-yang 1,Lai Li-feng |
| |
| Abstract: | This paper presents the architectures,algorithms,and implementation considerat ions of the digital phase locked loop (DPLL) used for burst-mode packet DS-CDM A receivers. As we know,carrier offset is a rather challenging problem in CDMA sy stem. According to different applications,different DPLL forms should be adopte d to correct different maximum carrier offset in CDMA systems. One classical DPL L and two novel DPLL forms are discussed in the paper. The acquisition range of carrier offset can be widened by using the two novel DPLL forms without any perf ormance degradation such as longer acquisition time or larger variance of the ph ase error. The maximum acquisition range is 1/(4T),where T is the symbo l period. The design can be implemented by FPGA directly. |
| |
| Keywords: | CDMA Digital phase locked loop(DPLL) Carrier frequenc y offset |
| 本文献已被 CNKI 等数据库收录！ |
