首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于FPGA技术的8B/10B信道编码设计
引用本文:郑红党,孙彦景,李松,刘辉.基于FPGA技术的8B/10B信道编码设计[J].实验技术与管理,2021(3):40-44.
作者姓名:郑红党  孙彦景  李松  刘辉
作者单位:中国矿业大学信息与控制工程学院
基金项目:中国矿业大学教育教学改革与建设项目(2020YB17);中国矿业大学实验室开放基金Ⅱ类项目(20180206)。
摘    要:该文在分析8B/10B编码原理的基础上,设计了改进型8B/10B编码方案。该编码在完成高速数据信道编码功能的同时,可另外提供一路实时低速信道。基于FPGA技术采用查表法实现了改进型编解码电路,通过仿真验证了该编码方案的有效性,并在Spartan6系列FPGA中进行了综合测试。结果表明,此编解码方法占用的FPGA逻辑资源少,编解码速度可达到上百MB/s。

关 键 词:8B/10B  信道编码  FPGA  查表法

Design of 8B/10B channel coding based on FPGA
ZHENG Hongdang,SUN Yanjing,LI Song,LIU Hui.Design of 8B/10B channel coding based on FPGA[J].Experimental Technology and Management,2021(3):40-44.
Authors:ZHENG Hongdang  SUN Yanjing  LI Song  LIU Hui
Institution:(School of Information and Control Engineering,China University of Mining and Technology,Xuzhou 221116,China)
Abstract:Based on analyzing the principle of 8B/10B coding, an improved 8B/10B coding is designed, which can provide another real-time low-speed channel with encoding the high-speed data. Based on FPGA technology, the lookup table method is used to realize the circuit of the improved encoding and decoding. The effectiveness of the encoding scheme is verified by simulation, and the synthesis is carried out in Spartan6 series FPGA. The results show that this design takes up less FPGA logic resources, and the speed of encoding and decoding can reach hundreds of MB/s.
Keywords:8B/10B  channel coding  FPGA  lookup table
本文献已被 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号